Mathieu Léonardon
Home
Project
Publications
Contact
CV
Hardware Acceleration
PEFSL: A deployment Pipeline for Embedded Few-Shot Learning on a FPGA SoC
This paper tackles the challenges of implementing few-shot learning on embedded systems, specifically FPGA SoCs, a vital approach for adapting to diverse classification tasks, especially when the costs of data acquisition or labeling prove to be …
Cite
×